mirror of
https://github.com/par274/sharpemu.git
synced 2026-07-22 19:06:15 +08:00
[AGC] Emit Gen5 v_sad_u32 (#138)
Co-authored-by: Dafenx <196083014+Dafenxz0@users.noreply.github.com>
This commit is contained in:
@@ -601,6 +601,18 @@ internal static partial class Gen5SpirvTranslator
|
|||||||
Ext(38, _uintType, high, right));
|
Ext(38, _uintType, high, right));
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
case "VSadU32":
|
||||||
|
{
|
||||||
|
var left = GetRawSource(instruction, 0);
|
||||||
|
var right = GetRawSource(instruction, 1);
|
||||||
|
var difference = _module.AddInstruction(
|
||||||
|
SpirvOp.ISub,
|
||||||
|
_uintType,
|
||||||
|
Ext(41, _uintType, left, right),
|
||||||
|
Ext(38, _uintType, left, right));
|
||||||
|
result = IAdd(difference, GetRawSource(instruction, 2));
|
||||||
|
break;
|
||||||
|
}
|
||||||
case "VMed3I32":
|
case "VMed3I32":
|
||||||
{
|
{
|
||||||
var left = Bitcast(_intType, GetRawSource(instruction, 0));
|
var left = Bitcast(_intType, GetRawSource(instruction, 0));
|
||||||
|
|||||||
Reference in New Issue
Block a user